EDS1232AATA-75

時間：2014-02-25作者：深圳深益科技發(fā)展有限公司瀏覽：112

EDS1232AATA-75   300K 深圳深益科技有限公司****供應(yīng)

PDF:

PRELIMINARY DATA SHEET
128M bits SDRAM
EDS1232AABB, EDS1232AATA (4M words
×××× 32 bits)
Description
The EDS1232AA is a 128M bits SDRAM organized as
1,048,576 words
× 32 bits × 4 banks. All inputs and
outputs are synchronized with the positive edge of the
clock.
They are packaged in 90-ball FBGA, 86-pin plastic
TSOP (II).
Features
? 3.3V power supply
? Clock frequency: 166MHz (max.)
? Single pulsed /RAS
? ×32 organization
? 4 banks can operate simultaneously and
independently
? Burst read/write operation and burst read/single write
operation capability
? Programmable burst length (BL): 1, 2, 4, 8 and full
page
? 2 variations of burst sequence
? Sequential (BL = 1, 2, 4, 8)
? Interleave (BL = 1, 2, 4, 8)
? Programmable /CAS latency (CL): 2, 3
? Byte control by DQM
? Refresh cycles: 4096 refresh cycles/64ms
? 2 variations of refresh
? Auto refresh
? Self refresh
? FBGA package is lead free solder (Sn-Ag-Cu

深圳深益科技發(fā)展有限公司專注于AP1110,S1216AHT,AP1295,AP3011,AP1114,2SK3878等

• 詞條

  詞條說明

• H5M1G22MFR-J3M 較新到貨

  H5MS1G22MFR-J3M 深益科技發(fā)展有限公司全新****銷售 FEATURES SUMMARY ● Mobile DDR SDRAM - Double data rate architecture: two data transfer per clock cycle ● Mobile DDR SDRAM INTERFACE - x32 bus width - Multiplexed Ad

• EM638325TS-6G**供應(yīng)

  MT48LC2M32B2P-6A??? K4S643232F-UC60????? EM638325TS-6G**供應(yīng)??? SDRMA? 2*32??? 2M x 32 SDRAM Revision 1.0 January 2002 512K x

• EDS1232AATA-75

  EDS1232AATA-75?? 300K?深圳深益科技有限公司****供應(yīng) PDF: PRELIMINARY DATA SHEET 128M bits SDRAM EDS1232AABB, EDS1232AATA (4M words ×××× 32 bits) Description The EDS1232AA is a 128M bits SDRAM organ

• EDS51321DBH-**TS-F 深益科技全線銷售

  EDS51321DBH-**TS-F??? SDRAM? 16*32??? 189K? **深圳**出售，有意者請聯(lián)系！